JPS6313218B2 - - Google Patents

Info

Publication number
JPS6313218B2
JPS6313218B2 JP53130819A JP13081978A JPS6313218B2 JP S6313218 B2 JPS6313218 B2 JP S6313218B2 JP 53130819 A JP53130819 A JP 53130819A JP 13081978 A JP13081978 A JP 13081978A JP S6313218 B2 JPS6313218 B2 JP S6313218B2
Authority
JP
Japan
Prior art keywords
timer
cpu
dispatch
virtual machine
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53130819A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5557953A (en
Inventor
Hideo Suzuki
Toshihiko Ando
Takashi Matsunaga
Jukichi Ikuta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP13081978A priority Critical patent/JPS5557953A/ja
Publication of JPS5557953A publication Critical patent/JPS5557953A/ja
Publication of JPS6313218B2 publication Critical patent/JPS6313218B2/ja
Granted legal-status Critical Current

Links

JP13081978A 1978-10-24 1978-10-24 Dispatching control system of virtual computer system Granted JPS5557953A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13081978A JPS5557953A (en) 1978-10-24 1978-10-24 Dispatching control system of virtual computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13081978A JPS5557953A (en) 1978-10-24 1978-10-24 Dispatching control system of virtual computer system

Publications (2)

Publication Number Publication Date
JPS5557953A JPS5557953A (en) 1980-04-30
JPS6313218B2 true JPS6313218B2 (en]) 1988-03-24

Family

ID=15043446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13081978A Granted JPS5557953A (en) 1978-10-24 1978-10-24 Dispatching control system of virtual computer system

Country Status (1)

Country Link
JP (1) JPS5557953A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0270705U (en]) * 1988-11-16 1990-05-29

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2581659B2 (ja) * 1983-12-28 1997-02-12 株式会社日立製作所 仮想計算機システム
JP2001256067A (ja) 2000-03-08 2001-09-21 Mitsubishi Electric Corp プロセッサ省電力制御方法、記憶媒体、およびプロセッサ省電力制御装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5378138A (en) * 1976-12-22 1978-07-11 Fujitsu Ltd Processing system for multiplex interruption

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0270705U (en]) * 1988-11-16 1990-05-29

Also Published As

Publication number Publication date
JPS5557953A (en) 1980-04-30

Similar Documents

Publication Publication Date Title
EP0024434B1 (en) Virtual machine system
US9304794B2 (en) Virtual machine control method and virtual machine system using prefetch information
US9396013B2 (en) Method for controlling a virtual machine and a virtual machine system
EP4195020B1 (en) Computer device, exception processing method and interrupt processing method
US10656961B2 (en) Method and apparatus for operating a plurality of operating systems in an industry internet operating system
US8191062B2 (en) System for processor frequency governors to govern a processor frequency by deriving CPU utilization information based on the state of virtual machine monitor
US20230259380A1 (en) Chip system, virtual interrupt processing method, and corresponding apparatus
US20060184938A1 (en) Method, apparatus and system for dynamically reassigning memory from one virtual machine to another
JPH02208740A (ja) 仮想計算機制御方式
KR20160033517A (ko) 인터럽트 컨트롤러를 위한 하이브리드 가상화 방법
JPH0430053B2 (en])
JP4430716B2 (ja) 仮想マシン環境において仮想化アルゴリズムを選択するための適応アルゴリズム
JPS6313218B2 (en])
JPH0833851B2 (ja) 仮想計算機のモニタリング方式
JP2000215071A (ja) 仮想計算機システム
JPH09282196A (ja) 複合論理プロセッサシステムのプログラム走行制御方式
JPH0470935A (ja) 計算機システム
JP2970262B2 (ja) プログラムディスパッチ方式
JP2015005015A (ja) 仮想計算機システム及びプロセッサ性能測定方法
JPH0552535B2 (en])
JPH03204731A (ja) 仮想計算機システムのエミュレーション実行装置及び方法
JPH0540643A (ja) 複数ｏｓ同時動作時のｈ／ｗ割込み制御方式
JPH0744405A (ja) 仮想計算機システムの仮想計算機動作時間計測制御方式
Wang et al. Self-boosted co-scheduling for SMP virtual machines
JP2899009B2 (ja) 情報処理装置